IP Central: 65 nm

HELPING YOU DESIGN THE CHIP INSIDE	DesignWare

PERSPECTIVES | SYNOPSYS

What is driving the transition to 65nm?
By Synopsys

Growth in today’s consumer electronics market is opening up new and very exciting developments in the semiconductor industry. The demand for more features has resulted in wireless connectivity, audio and video products converging into one product, like the tiny camera phones that can fit into a shirt pocket with large pixel resolutions and video and MP3 capabilities. To meet the integration demands CMOS manufacturing technologies have scaled down to 65nm, and below. Although these technologies allow dense packing of digital logic, the scaling also brings challenges to the mixed-signal blocks that are necessary to interface to the outside world.

VIEW ARTICLE

SYNOPSYS IP RADIO | PODCASTS

Life Begins at 65 nm
The challenges of implementing complex systems in silicon at 65 nm

Guests:
Anwar Awad: R&D Director, Solutions Group
Navraj Nandra: Director of Product Marketing, Solutions Group
John Stonick: Synopsys Scientist, Solutions Group

LISTEN NOW | ARCHIVE

Q&A | NAVRAJ NANDRA

What are the challenges and solutions for 65 nm nodes?
A candid conversation with Navraj Nandra

Most Recent Question and Answer
Question:	Is there a flow I can follow in designing at 65nm?
Submitter:	Anonymous
Answer:	Synopsys has several flows optimized to meet the challenges at 65nm. The Synposys Pilot Design Environment offers a complete end-to-end production proven 65nm design... Read More >>
Responder:	Navraj Nandra - Director, Product Marketing
Post Date:	01/26/2007

ASK A QUESTION | VIEW Q&A

FEATURED ARTICLES &
WHITE PAPERS
dotline

	Life Begins at 65 – Unless You Are Mixed-Signal? New! Synopsys
	The Business of Scaling TCX, Inc.
	How to Verify & Integrate Mixed Signal Third-Party IP Synopsys
	Analog Design at 65nm Synopsys
	High Performance Connectivity IP: Avoiding Pitfalls When Selecting an IP Vendor Synopsys
	SPIRIT-based IP Assembly and SDC Promotion for a 65 nm System-on-Chip using coreAssembler Synopsys
	Design and Process Development for 65 nm and Beyond Synopsys
	Where CMOS is Going: Trendy Hype vs. Real Technology IBM
	Altera’s Strategy for Delivering the Benefits of the 65-nm Semiconductor Process Altera